<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: Interfacing HD44780 to FPGA using Finite State Machine</title>
	<atom:link href="http://www.embedds.com/interfacing-hd44780-to-fpga-using-finite-state-machine/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.embedds.com/interfacing-hd44780-to-fpga-using-finite-state-machine/</link>
	<description>MCU project everyday</description>
	<lastBuildDate>Fri, 12 Mar 2010 19:09:49 +0000</lastBuildDate>
	<generator>http://wordpress.org/?v=2.9.2</generator>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
		<item>
		<title>By: kiran</title>
		<link>http://www.embedds.com/interfacing-hd44780-to-fpga-using-finite-state-machine/comment-page-1/#comment-2958</link>
		<dc:creator>kiran</dc:creator>
		<pubDate>Wed, 15 Apr 2009 19:32:38 +0000</pubDate>
		<guid isPermaLink="false">http://www.embedds.com/interfacing-hd44780-to-fpga-using-finite-state-machine/#comment-2958</guid>
		<description>awesome !!!!   :)</description>
		<content:encoded><![CDATA[<p>awesome !!!!   <img src='http://www.embedds.com/wp-includes/images/smilies/icon_smile.gif' alt=':)' class='wp-smiley' /> </p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Electronics-Lab.com Blog &#187; Blog Archive &#187; Interfacing HD44780 to FPGA using Finite State Machine</title>
		<link>http://www.embedds.com/interfacing-hd44780-to-fpga-using-finite-state-machine/comment-page-1/#comment-415</link>
		<dc:creator>Electronics-Lab.com Blog &#187; Blog Archive &#187; Interfacing HD44780 to FPGA using Finite State Machine</dc:creator>
		<pubDate>Wed, 20 Feb 2008 19:18:51 +0000</pubDate>
		<guid isPermaLink="false">http://www.embedds.com/interfacing-hd44780-to-fpga-using-finite-state-machine/#comment-415</guid>
		<description>[...] As Edvin NC Mui says - generating signals would require huge amount of logic elements on FPGA, so it is better to construct a Finite State Machine that would act as microcontroller and send necessary signals to communicate HD44780 LCD. His experiment was based on Spartan-II XCS200-5 FPGA and FSM layout was synthesized by using Xilink ISE 8.1i VHDL Compiler. He achieved that device occupies 87 FPGA slices out of 2352 and his FSM can operate at speed of 108.98MHz. Full document to read And Xilink FPGA project files. [via] [...]</description>
		<content:encoded><![CDATA[<p>[...] As Edvin NC Mui says &#8211; generating signals would require huge amount of logic elements on FPGA, so it is better to construct a Finite State Machine that would act as microcontroller and send necessary signals to communicate HD44780 LCD. His experiment was based on Spartan-II XCS200-5 FPGA and FSM layout was synthesized by using Xilink ISE 8.1i VHDL Compiler. He achieved that device occupies 87 FPGA slices out of 2352 and his FSM can operate at speed of 108.98MHz. Full document to read And Xilink FPGA project files. [via] [...]</p>
]]></content:encoded>
	</item>
</channel>
</rss>
